

iC-PN2656

PHASED ARRAY NONIUS ENCODER



Rev D1, Page 1/9


FEATURES

- ◆ Compact, 3-channel optical nonius encoder with differential scanning and analog sine/cosine outputs:
255 CPR (N), 256 CPR (M), 240 CPR (S), size \varnothing 26 mm
- ◆ Phased-array design for excellent signal matching
- ◆ Reduced cross talk due to moderate track pitch
- ◆ Ultra low dark currents for operation up to high temperature
- ◆ Low noise amplifiers with high transimpedance gain
- ◆ Short-circuit-proof, low impedance voltage outputs for enhanced EMI tolerance
- ◆ Space saving optoQFN and optoBGA packages (RoHS compliant)
- ◆ Low power consumption from single 4.1 to 5.5 V supply
- ◆ Operational temperature range of -40 to +110 °C
- ◆ Suitable code discs:
LSHC4S 26-256N (glass 1 mm)
OD \varnothing 26 mm, ID \varnothing 11.6 mm, optical radius 10.905 mm
LSHC5S 26-256N (plastic 1.15 mm),
OD \varnothing 26 mm, ID \varnothing 7 mm, optical radius 10.905 mm


APPLICATIONS

- ◆ Absolute position encoders

PACKAGES




15-pin optoBGA
6.2 mm x 5.2 mm x 1.7 mm



32-pin optoQFN
5 mm x 5 mm x 0.9 mm

BLOCK DIAGRAM



iC-PN2656

PHASED ARRAY NONIUS ENCODER



Rev D1, Page 2/9

DESCRIPTION

The optical encoder iC-PN2656 features monolithically integrated photosensors arranged as a phased-array.

A high transimpedance gain of typically 1 M Ω generates output signals of a few hundred millivolt already from illumination levels of 3 mW/cm². In most cases no additional measures must be considered to filter for noise and interferences.

Analog nonius encoders are the typical application for iC-PN2656. Its 3-track scanning features a phased-array of multiple photosensors each per

track, generating positive and negative going sine signals, as well as positive and negative going cosine signals. An excellent matching and common mode behavior of the differential signal paths is obtained by a paired amplifier design, reducing the needs for external signal calibration to an absolute minimum.


HD Phased Arrays are designed for fidelity and robustness. Ultra-low signal distortion is obtained at increased tolerances for alignment and random code defects (e.g. due to dust).

For information on chip releases, refer to chapter Design Review.

PACKAGING INFORMATION


PAD LAYOUT

Chip release Z (2.88 mm x 3.37 mm)



PAD LAYOUT

Chip release Y1 (2.88 mm x 3.37 mm),
HD Phased Array



PAD FUNCTIONS

No. Name Function

Refer to the description of pin functions.

Grey sections represent sensor layout areas; fill factors vary.

PAD FUNCTIONS

No. Name Function

iC-PN2656


PHASED ARRAY NONIUS ENCODER



Rev D1, Page 3/9

PIN CONFIGURATION

oBGA LSH2C (6.2 mm x 5.2 mm)



PIN FUNCTIONS

No. Name Function


A2	VCC	+4.1..5.5 V	Supply Voltage
A3	VREF	Reference Voltage	Output
A4	GND	Ground	
B1	PS_N	N-Track	Sine +
B2	NS_N	N-Track	Sine -
B3	NC_N	N-Track	Cosine -
B4	PC_N	N-Track	Cosine +
C1	PS_M	M-Track	Sine +
C2	NS_M	M-Track	Sine -
C3	NC_M	M-Track	Cosine -
C4	PC_M	M-Track	Cosine +
D1	PS_S	S-Track	Sine +
D2	NS_S	S-Track	Sine -
D3	NC_S	S-Track	Cosine -
D4	PC_S	S-Track	Cosine +

Note: All signal outputs are analog voltage outputs.

For dimensional specifications refer to the relevant package data sheet, available separately.

PIN CONFIGURATION

oQFN32-5x5 (5 mm x 5 mm)



PIN FUNCTIONS

No. Name Function

1	VCC	+4.1..5.5 V	Supply Voltage
2	VREF	Reference Voltage	Output
3	PS_N	N-Track	Sine +
4	NS_N	N-Track	Sine -
5	PS_M	M-Track	Sine +
6	NS_M	M-Track	Sine -
7	PS_S	S-Track	Sine +
8	NS_S	S-Track	Sine -
9..16	n.c. ¹⁾		
17	NC_S	S-Track	Cosine -
18	PC_S	S-Track	Cosine +
19	NC_M	M-Track	Cosine -
20	PC_M	M-Track	Cosine +
21	NC_N	N-Track	Cosine -
22	PC_N	N-Track	Cosine +
24	GND	Ground	
25..32	n.c. ¹⁾		
BP	Backside paddle		²⁾

Note: All signal outputs are analog voltage outputs.





IC top marking: <P-CODE> = product code, <A-CODE> = assembly code (subject to changes);

1) Pin numbers marked n.c. are not connected.

2) Connecting the backside paddle is recommended by a single link to GND. A current flow across the paddle is not permissible.

PACKAGE DIMENSIONS oQFN32-5x5

RECOMMENDED PCB-FOOTPRINT



All dimensions given in mm. Tolerances of form and position according to JEDEC MO-220.
Positional tolerance of sensor pattern: $\pm 70\mu\text{m}$ / $\pm 1^\circ$ (with respect to backside pad).
G4: radius of chip center (refer to the relevant encoder disc and code description).
Maximum molding excess $+20\mu\text{m}$ / $-75\mu\text{m}$ versus surface of glass/reticle.

iC-PN2656

PHASED ARRAY NONIUS ENCODER



Rev D1, Page 5/9

ABSOLUTE MAXIMUM RATINGS

These ratings do not imply operating conditions; functional operation is not guaranteed. Beyond these ratings device damage may occur.

Item No.	Symbol	Parameter	Conditions			Unit
				Min.	Max.	
G001	VCC	Voltage at VCC		-0.3	6	V
G002	I(VCC)	Current in VCC		-20	20	mA
G003	V()	Pin Voltage, all signal outputs		-0.3	VCC + 0.3	V
G004	I()	Pin Current, all signal outputs		-20	20	mA
G005	Vd()	ESD Susceptibility, all pins	HBM, 100 pF discharged through 1.5 kΩ		2	kV
G006	Tj	Junction Temperature		-40	150	°C
G007	Ts	Chip Storage Temperature		-40	150	°C

THERMAL DATA

Operating conditions: VCC = 4.1...5.5 V

Item No.	Symbol	Parameter	Conditions				Unit
				Min.	Typ.	Max.	
T01	Ta	Operating Ambient Temperature Range	package oQFN32-5x5	-40		110	°C
			package oBGA LSH2C	-40		110	°C
			(extended temperature range on request)				
T02	Ts	Storage Temperature Range	package oQFN32-5x5	-40		110	°C
			package oBGA LSH2C	-40		110	°C
T03	Tpk	Soldering Peak Temperature	package oQFN32-5x5				
			tpk < 20 s, convection reflow			245	°C
			tpk < 20 s, vapor phase soldering			230	°C
			MSL 5A (max. floor live 24 h at 30 °C and 60 % RH); Please refer to customer information file No. 7 for details.				
T04	Tpk	Soldering Peak Temperature	package oBGA LSH2C				
			tpk < 20 s, convection reflow			245	°C
			tpk < 20 s, vapor phase soldering			230	°C
			TOL (time on label) 8 h; Please refer to customer information file No. 7 for details.				

All voltages are referenced to ground unless otherwise stated.

All currents flowing into the device pins are positive; all currents flowing out of the device pins are negative.

iC-PN2656

PHASED ARRAY NONIUS ENCODER



Rev D1, Page 6/9

ELECTRICAL CHARACTERISTICS

Operating conditions: VCC = 4.1...5.5 V, Tj = -40..125 °C, unless otherwise stated

Item No.	Symbol	Parameter	Conditions				Unit
				Min.	Typ.	Max.	
Total Device							
001	VCC	Permissible Supply Voltage		4.1		5.5	V
002	I(VCC)	Supply Current in VCC	no load, photocurrents within linear op. range (no override)		9.5	15	mA
003	Vc()hi	Clamp-Voltage hi at all pins	I() = 4 mA			11	V
004	Vc()lo	Clamp-Voltage lo at all pins	I() = -4 mA	-1.2		-0.3	V
Photosensors							
101	λ_{ar}	Spectral Application Range	$Se(\lambda_{ar}) = 0.25 \times S(\lambda_{pk})$	400		950	nm
102	λ_{pk}	Peak Sensitivity Wavelength			680		nm
103	Aph()	Radiant Sensitive Area	chip release PN2656_Z chip release PN2656_Y1		0.11 0.12		mm ² mm ²
104	S(λ)	Spectral Sensitivity	$\lambda_{LED} = 740$ nm $\lambda_{LED} = 850$ nm		0.45 0.30		A/W A/W
106	E()mxr	Irradiance For Maximum Signal Level	$\lambda_{LED} = 740$ nm, Vout() not saturated; chip release PN2656_Z chip release PN2656_Y1		6.4 4.6		mW/ cm ² mW/ cm ²
Photocurrent Amplifiers							
201	Iph()	Permissible Photocurrent Operating Range		0		1120	nA
202	$\eta()$ r	Photo Sensitivity (light-to-voltage conversion ratio)	$\lambda_{LED} = 740$ nm; chip release PN2656_Z chip release PN2656_Y1	0.2	0.28 0.28	0.5	V/ μ W V/ μ W
203	Z()	Equivalent Transimpedance Gain	$Z = Vout() / Iph()$	0.7	1.0	1.4	M Ω
204	TCz	Temperature Coefficient of Transimpedance Gain			-0.12		%/°C
209	$\Delta Z()$ pn	Transimpedance Gain Matching	P. channel vs. corresponding N.. channel	-0.2		0.2	%
210	$\Delta Vout()$ pn	Signal Matching	no illumination, any output vs. any output	-35		35	mV
211	$\Delta Vout()$ pn	Signal Matching	no illumination, P. output vs. corresponding N.. output	-2.5		2.5	mV
212	fc()hi	Cut-off Frequency (-3 dB)			400		kHz
213	VNoise()	RMS Output Noise	illuminated to 500 mV signal level above dark level, 500 kHz band width		0.5		mV
Signal Outputs							
301	Vout()mx	Permissible Maximum Output Voltage	illumination to E()mxr, linear gain; VCC = 4.5...5.5 V VCC = 4.1 V	2.45 2.05	2.72 2.3	3.02 2.6	V V
302	Vout()d	Dark Signal Level	no illumination, load 20 k Ω vs. +2 V	575	770	1000	mV
303	Vout()acmx	Maximum Signal Level	$Vout()acmx = Vout()mx - Vout()d$; VCC = 4.5...5.5 V VCC = 4.1 V	1.48 1.18	1.96	2.35 2.35	V V
304	Isc()hi	Short-Circuit Current hi	load current to ground	100	420	1000	μ A
305	Isc()lo	Short-Circuit Current lo	load current to IC	250	480	700	μ A
306	Ri()	Internal Output Resistance	f = 1 kHz	70	110	180	Ω
307	ton()	Power-On Settling Time	VCC = 0 V \rightarrow 5 V			100	μ s
Reference Voltage VREF							
401	VREF	Reference Voltage	I(VREF) = -100...+300 μ A	575	770	1000	mV
402	dVout()	Load Balancing	I(VREF) = -100...+300 μ A	-10		+10	mV
403	Isc()hi	Short-Circuit Current hi	load current to ground	200	420	1400	μ A
404	Isc()lo	Short-Circuit Current lo	load current to IC	0.4	4.5	10	mA

iC-PN2656

PHASED ARRAY NONIUS ENCODER



Rev D1, Page 8/9

DESIGN REVIEW: Notes On Chip Functions

iC-PN2656 2		
No.	Function, Parameter/Code	Description and Application Hints
1		Please refer to former datasheet release C2.

Table 4: Notes on chip functions regarding iC-PN2656 chip release 2

iC-PN2656 Z		
No.	Function, Parameter/Code	Description and Application Hints
1		None at time of printing (datasheet release C2, 2013). Changes to Elec. Char. are documented by this datasheet release, including the extension of operating voltage down to 4.1 V (safe by design).

Table 5: Notes on chip functions regarding iC-PN2656 chip release Z

iC-PN2656 Y1		
No.	Function, Parameter/Code	Description and Application Hints
1	<i>HD Phased Array</i>	Chip release utilizes a high density phased array layout. Improvement of alignment marks: enlarged radial size, inner ring omitted.

Table 6: Notes on chip functions regarding iC-PN2656 chip release Y1.

REVISION HISTORY

Rel	Rel.Date	Chapter	Modification	Page
C2	13-10-28	...		

Rel	Rel.Date	Chapter	Modification	Page
D1	14-09-05	FEATURES	Supply voltage extended to include 4.1 V	1
		DESCRIPTION	Description of <i>HD Phased Array</i> supplemented	2
		PACKAGING INFORMATION	Chip release Y1 supplemented, oQFN package drawings updated for top marking and tolerances	2, 3
		ELECTRICAL CHARACTERISTICS	Operating conditions: VCC supply voltage extended to include 4.1 V Item 001: min. limit; item 101, condition: reference is λ pk; Items 103, 106, 202: update of values for Z and Y1 chip releases Items 201, 203, 212: update of values for Z and Y1 chip releases Items 301, 303: conditions and limits for 4.1 V; Item 302, 401: min. limit; item 304, 403: max. limit;	6
		DESIGN REVIEW: Notes On Chip Functions	Chapter supplemented	8
		ORDERING INFORMATION	Update of P/O codes and items	9

iC-Haus expressly reserves the right to change its products and/or specifications. An info letter gives details as to any amendments and additions made to the relevant current specifications on our internet website www.ichaus.de/infoletter; this letter is generated automatically and shall be sent to registered users by email.

Copying – even as an excerpt – is only permitted with iC-Haus' approval in writing and precise reference to source.

iC-Haus does not warrant the accuracy, completeness or timeliness of the specification and does not assume liability for any errors or omissions in these materials.

The data specified is intended solely for the purpose of product description. No representations or warranties, either express or implied, of merchantability, fitness for a particular purpose or of any other nature are made hereunder with respect to information/specification or the products to which information refers and no guarantee with respect to compliance to the intended use is given. In particular, this also applies to the stated possible applications or areas of applications of the product.

iC-Haus products are not designed for and must not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death (*Safety-Critical Applications*) without iC-Haus' specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems. iC-Haus products are not designed nor intended for use in military or aerospace applications or environments or in automotive applications unless specifically designated for such use by iC-Haus.

iC-Haus conveys no patent, copyright, mask work right or other trade mark right to this product. iC-Haus assumes no liability for any patent and/or other trade mark rights of a third party resulting from processing or handling of the product and/or any other use of the product.

iC-PN2656

PHASED ARRAY NONIUS ENCODER



Rev D1, Page 9/9

ORDERING INFORMATION

Type	Package	Options	Order Designation
iC-PN2656	32-pin optoQFN, 5 mm x 5 mm, thickness 0.9 mm RoHS compliant		iC-PN2656 oQFN32-5x5
	15-pin optoBGA, 6.2 mm x 5.2 mm, thickness 1.7 mm RoHS compliant		iC-PN2656 oBGA LSH2C
Evaluation Kit	PCB (60 mm x 40 mm), assembled with optoQFN	with LED and code disc	iC-PN2656 EVAL PNH1M
	PCB (60 mm x 40 mm), assembled with optoBGA	with LED and code disc	iC-PN2656 EVAL LSH2M
Code Discs		255/256/240 PPR OD \varnothing 26 mm, ID \varnothing 11.6 mm, optical radius 10.905 mm (glass 1 mm)	LSHC4S 26-256N
		255/256/240 PPR OD \varnothing 26 mm, ID \varnothing 7 mm, optical radius 10.905 mm (plastic 1.15 mm)	LSHC5S 26-256N

For technical support, information about prices and terms of delivery please contact:

iC-Haus GmbH
Am Kuemmerling 18
D-55294 Bodenheim
GERMANY

Tel.: +49 (0) 61 35 - 92 92 - 0
Fax: +49 (0) 61 35 - 92 92 - 192
Web: <http://www.ichaus.com>
E-Mail: sales@ichaus.com

Appointed local distributors: http://www.ichaus.com/sales_partners